

## Instruction Set Architecture

ISA = All of the programmer-visible components and operations of the computer

- memory organization
> address space -- how may locations can be addressed?
$>$ addressibility -- how many bits per location?
- register set
$>$ how many? what size? how are they used?
- instruction set
$>$ opcodes
$>$ data types
$>$ addressing modes
ISA provides all information needed for someone that wants to write a program in machine language
(or translate from a high-level language to machine language).


## LC-3 Overview: Memory and Registers

Memory

- address space: $\mathbf{2}^{16}$ locations (16-bit addresses)
- addressability: 16 bits


## Registers

- temporary storage, accessed in a single machine cycle
$>$ accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0-R7
$>$ each 16 bits wide
> how many bits to uniquely identify a register?
- other registers
$>$ not directly addressable, but used by (and affected by) instructions
$>$ PC (program counter), condition codes


## LC-3 Overview: Instruction Set

## Opcodes

- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
$>N=$ negative, $Z=$ zero, $P=$ positive ( $>0$ )
Data Types
- 16-bit 2' s complement integer

Addressing Modes

- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset


## Operate Instructions

Only three operations: ADD, AND, NOT

## Source and destination operands are registers

- These instructions do not reference memory.
- ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.

Will show dataflow diagram with each instruction.

- illustrates when and where data moves to accomplish the desired operation



## Using Operate Instructions

With only ADD, AND, NOT...

- How do we subtract?
- How do we OR?
- How do we copy from one register to another?
- How do we initialize a register to zero?


## Data Movement Instructions

Load -- read data from memory to register

- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode

Store -- write data from register to memory

- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode

Load effective address -- compute address,
save in register

- LEA: immediate mode
- does not access memory


## PC-Relative Addressing Mode

Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.


## Solution:

- Use the 9 bits as a signed offset from the current PC.

9 bits: $-256 \leq$ offset $\leq+255$
Can form any address $X$, such that: $P C-256 \leq X \leq P C+255$

Remember that PC is incremented as part of the FETCH phase; This is done before the EVALUATE ADDRESS stage.

LD (PC-Relative)



## Indirect Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.

- What about the rest of memory?

Solution \#1:

- Read address from memory location, then load/store to that address.

First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.


## Base + Offset Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.

- What about the rest of memory?


## Solution \#2:

- Use a register to generate a full 16 -bit address.

4 bits for opcode, 3 for src/dest register, 3 bits for base register -- remaining 6 bits are used as a signed offset.

- Offset is sign-extended before adding to base register.


## LDR (Base+Offset)




## Load Effective Address

Computes address like PC-relative (PC plus signed offset)
and stores the result into a register.

Note: The address is stored in the register, not the contents of the memory location.

## LEA (Immediate)

LEA | 1 | 1 | 1 | 0 | Dst |
| :--- | :--- | :--- | :--- | :--- |



## Control Instructions

Used to alter the sequence of instructions
(by changing the Program Counter)
Conditional Branch

- branch is taken if a specified condition is true
$>$ signed offset is added to PC to yield new PC
- else, the branch is not taken
$>P C$ is not changed, points to the next sequential instruction
Unconditional Branch (or Jump)
- always changes the PC


## TRAP

- changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after TRAP)


## Condition Codes

LC-3 has three condition code registers:
N -- negative
Z -- zero
P -- positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

## Exactly one will be set at all times

- Based on the last instruction that altered a register


## Branch Instruction

Branch specifies one or more condition codes.
If the set bit is specified, the branch is taken.

- PC-relative addressing:
target address is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.

If the branch is not taken,
the next sequential instruction is executed.

## BR (PC-Relative)



What happens if bits [11:9] are all zero? All one?

## Using Branch Instructions

Compute sum of 12 integers.
Numbers start at location $\times 3100$. Program starts at location $\times 3000$.


## Sample Program

| Address | Instruction | Comments |
| :---: | :---: | :---: |
| $\mathbf{x 3 0 0 0}$ | $\mathbf{1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1}$ | $R 1 \leftarrow x 3100(P C+0 \times F F)$ |
| $\mathbf{x 3 0 0 1}$ | $\mathbf{0 1 0 1 0 1 1 0 1 1 1 0 0 0 0 0}$ | $R 3 \leftarrow 0$ |
| $\mathbf{x 3 0 0 2}$ | $\mathbf{0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0}$ | $R 2 \leftarrow 0$ |
| $\mathbf{x 3 0 0 3}$ | $\mathbf{0 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0}$ | $R 2 \leftarrow 12$ |
| $\mathbf{x 3 0 0 4}$ | $\mathbf{0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1}$ | If Z, goto $3300 A(P C+5)$ |
| $\mathbf{x 3 0 0 5}$ | $\mathbf{0 1 1 0 1 0 0 0 0 1 0 0 0 0 0 0}$ | Load next value to $R 4$ |
| $\mathbf{x 3 0 0 6}$ | $\mathbf{0 0 0 1 0 1 1 0 1 1 0 0 0 0 0 1}$ | Add to $R 3$ |
| $\mathbf{x 3 0 0 7}$ | $\mathbf{0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 1}$ | Increment $R 1$ (pointer) |
| $\mathbf{X 3 0 0 8}$ | $\mathbf{0 0 0 1 0 1 0 0 1 0 1 1 1 1 1 1}$ | Decrement $R 2$ (counter) |
| $\mathbf{x 3 0 0 9}$ | $\mathbf{0 0 0 0 1 1 1 1 1 1 1 1 1 0 1 0}$ | Goto 3004 ( $P C-6)$ |
|  |  |  |

## JMP (Register)

Jump is an unconditional branch -- always taken.

- Target address is the contents of a register.
- Allows any target address.


TRAP


Calls a service routine, identified by 8 -bit "trap vector."

| vector | routine |
| :---: | :--- |
| $\times 23$ | input a character from the keyboard |
| $\times 21$ | output a character to the monitor |
| $\times 25$ | halt the program |

When routine is done,
PC is set to the instruction following TRAP.
(We' Il talk about how this works later.)

## Another Example

Count the occurrences of a character in a file

- Program begins at location x3000
- Read character from keyboard
- Load each character from a "file"
$>$ File is a sequence of memory locations
$>$ Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be less than 10 occurrences of the character)

A special character used to indicate the end of a sequence is often called a sentinel.

- Useful when you don' t know ahead of time how many times to execute a loop.


## Flow Chart



## Program (1 of 2)

| Address | Instruction | Comments |
| :---: | :---: | :---: |
| x3000 | 0101010010100000 | R2 $\leftarrow 0$ (counter) |
| x3001 | 0010011000010000 | $R 3 \leftarrow M[\times 3102]$ (ptr) |
| x3002 | 1111000000100011 | Input to RO (TRAP x23) |
| x3003 | 0110001011000000 | $R 1 \leftarrow M[R 3]$ |
| x3004 | 0001100001111100 | $R 4 \leftarrow R 1-4$ (EOT) |
| x3005 | 0000010000001000 | If Z, goto x 300 E |
| x3006 | 1001001001111111 | R1 $\leftarrow$ NOT R1 |
| x3007 | 0001001001100001 | $R 1 \leftarrow R 1+1$ |
| X3008 | 0001001001000000 | $R 1 \leftarrow R 1+R 0$ |
| x3009 | 0000101000000001 | If $N$ or $P$, goto $\times 300 \mathrm{~B}$ |

## Program (2 of 2)

| Address | Instruction | Comments |
| :---: | :---: | :---: |
| $\mathbf{x 3 0 0 A}$ | $\mathbf{0 0 0 1 0 1 0 0 1 0 1 0 0 0 0 1}$ | $R 2 \leftarrow R 2+1$ |
| $\mathbf{x 3 0 0 B}$ | $\mathbf{0 0 0 1 0 1 1 0 1 1 1 0 0 0 0 1}$ | $R 3 \leftarrow R 3+1$ |
| $\mathbf{x 3 0 0 C}$ | $\mathbf{0 1 1 0 0 0 1 0 1 1 0 0 0 0 0 0}$ | $R 1 \leftarrow M[R 3]$ |
| $\mathbf{x 3 0 0 D}$ | $\mathbf{0 0 0 0 1 1 1 1 1 1 1 1 0 1 1 0}$ | $G o t o \times 3004$ |
| $\mathbf{x 3 0 0 E}$ | $\mathbf{0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0}$ | $R O \leftarrow M[\times 3013]$ |
| $\mathbf{x 3 0 0 F}$ | $\mathbf{0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0}$ | $R 0 \leftarrow R 0+R 2$ |
| $\mathbf{x 3 0 1 0}$ | $\mathbf{1 1 1 1 0 0 0 0 0 0 1 0 0 0 0 1}$ | Print $R O(T R A P \times 21)$ |
| $\mathbf{x 3 0 1 1}$ | $\mathbf{1 1 1 1 0 0 0 0 0 0 1 0 0 1 0 1}$ | $H A L T(T R A P \times 25)$ |
| $\mathbf{X 3 0 1 2}$ | Starting Address of File |  |
| $\mathbf{x 3 0 1 3}$ | $\mathbf{0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0}$ | $A S C I I \times 30\left({ }^{\circ} 0^{\circ}\right)$ |
|  |  |  |



## Data Path Components

## Global bus

- special set of wires that carry a 16-bit signal to many components
- inputs to the bus are "tri-state devices," that only place a signal on the bus when they are enabled
- only one (16-bit) signal should be enabled at any time $>$ control unit decides which signal "drives" the bus
- any number of components can read the bus
$>$ register only captures bus data if it is write-enabled by the control unit


## Memory

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)


## Data Path Components

ALU

- Accepts inputs from register file
and from sign-extended bits from IR (immediate field).
- Output goes to bus.
$>$ used by condition code logic, register file, memory


## Register File

- Two read addresses (SR1, SR2), one write address (DR)
- Input from bus
$>$ result of ALU operation or memory read
- Two 16-bit outputs
$>$ used by ALU, PC, memory address
$>$ data for store instructions passes through ALU


## Data Path Components

## PC and PCMUX

- Three inputs to PC, controlled by PCMUX

1. PC+1 - FETCH stage
2. Address adder - BR, JMP
3. bus - TRAP (discussed later)

## MAR and MARMUX

- Two inputs to MAR, controlled by MARMUX

1. Address adder - LD/ST, LDR/STR
2. Zero-extended IR[7:0] -- TRAP (discussed later)

## Data Path Components

Condition Code Logic

- Looks at value on bus and generates $N, Z, P$ signals
- Registers set only when control unit enables them (LD.CC)
> only certain instructions set the codes
(ADD, AND, NOT, LD, LDI, LDR, LEA)

Control Unit - Finite State Machine

- On each machine cycle, changes control signals for next phase of instruction processing
$>$ who drives the bus? (GatePC, GateALU, ...)
$>$ which registers are write enabled? (LD.IR, LD.REG, ...)
$>$ which operation should ALU perform? (ALUK)
>..
- Logic includes decoder for opcode, etc.

