

LC-3 Overview: Memory and Registers

Memory

- address space: 2¹⁶ locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
 > accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 R7
 - ≻each <mark>16 bits wide</mark>
 - > how many bits to uniquely identify a register?
- other registers
 - > not directly addressable, but used by (and affected by) instructions
 - >PC (program counter), condition codes

5-3

5-5

Copyright to the MoGraw-Hill Companies, Inc. Permission required for reproduction

LC-3 Overview: Instruction Set

Opcodes • 15 opcodes


- Operate instructions: ADD. AND. NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
 > N = negative, Z = zero, P = positive (> 0)


Data Types


16-bit 2's complement integer

Addressing Modes

- · How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset







5-11



Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
 After subtracting 4 bits for opcode
 - and 3 bits for register, we have <u>9 bits</u> available for address.

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display


Solution:


Use the 9 bits as a signed offset from the current PC.

9 bits: $-256 \le \text{offset} \le +255$ Can form any address X, such that: $PC - 256 \le X \le PC +255$


Remember that PC is incremented as part of the FETCH phase; This is done <u>before</u> the EVALUATE ADDRESS stage.

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display. LD (PC-Relative) LD 0 0 1 0 Dst PCoffset9 Register File Memory 1 4 Sext 1 R[8:0] + Instruction Reg (2) (3) MAR MDR 5-12





Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display



Base + Offset Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.


What about the rest of memory?


Solution #2:


Use a register to generate a full 16-bit address.


4 bits for opcode, 3 for src/dest register, 3 bits for *base* register -- remaining 6 bits are used as a <u>signed offset</u>.

• Offset is sign-extended before adding to base register.









Example			
Address	li	nstruction	Comments
x30F6	111000	111111101	R1 ← PC – 3 = x30F4
x30F7	000101	0 0 0 1 1 0 1 1 1 0	R2 ← R1 + 14 = x3102
x30F8	0 0 1 <u>1 0 1</u>	0 <u>111111011</u>	M[PC - 5] ← R2 M[x30F4] ← x3102
x30F9	0 1 <u>0 1 0 1</u>	0 <u>010</u> 100 <u>000</u>	R2 ← 0
x30FA	0 0 <u>0 1 0 1</u>	0 <u>0 1 0 1</u> 0 0 <u>1 0 1</u>	R2 ← R2 + 5 = 5
x30FB	0 1 <u>1 1 0 1</u>	0001001110	M[R1+14] ← R2 M[x3102] ← 5
x30FC	1 0 1 <u> 0 0 1</u>	1111110111	R3 ← M[M[x30F4]] R3 ← M[x3102] R3 ← 5

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

Control Instructions

Used to alter the sequence of instructions (by changing the Program Counter)

Conditional Branch

- else, the branch is not taken
- \succ PC is not changed, points to the next sequential instruction

Unconditional Branch (or Jump)

• always changes the PC

TRAP

- · changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after TRAP)

5-23

Condition Codes


LC-3 has three condition code registers:

- N -- negative
- Z -- zero
- P -- positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Exactly <u>one</u> will be set at all times • Based on the last instruction that altered a register




Using Branch Instructions


Using Dranch Instructions


Compute sum of 12 integers. Numbers start at location x3100. Program starts at location x3000.

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or displa




Address		Instruction	Comments
x3000	11	10001011111111	R1 ← x3100 (PC+0xFF)
x3001	0 1	01011011100000	R3 ← 0
x3002	0 1	01010010100000	R2 ← 0
x3003	0 0	01010010101100	R2 ← 12
x3004	0 0	0001000000101	If Z, goto x300A (PC+5)
x3005	0 1	10100001000000	Load next value to R4
x3006	0 0	01011011000001	Add to R3
x3007	0 0	01001001100001	Increment R1 (pointer)
X3008	0 0	01010010111111	Decrement R2 (counter,
x3009	0 0	00111111111010	Goto x3004 (PC-6)






When routine is done,


PC is set to the instruction following TRAP. (We'll talk about how this works later.)



rogra	m (1 of	2)	
Address	Instruction		Comments
x3000	0 1	01010010100000	R2 ← 0 (counter)
x3001	0 0	10011000010000	R3 ← M[x3102] (ptr)
x3002	11	11000000100011	Input to R0 (TRAP x23)
x3003	0 1	10001011000000	R1 ← M[R3]
x3004	0 0	01100001111100	R4 ← R1 – 4 (EOT)
x3005	0 0	0001000001000	If Z, goto x300E
x3006	1 0	01001001111111	R1 ← NOT R1
x3007	0 0	01001001100001	R1 ← R1 + 1
X3008	0 0	01001001000000	R1 ← R1 + R0
x3009	0 0	00101000000001	If N or P, goto x300B



Address	Instruction	Comments
x300A	00 <mark>01010010100001</mark>	R2 ← R2 + 1
x300B	0001011011100001	R3 ← R3 + 1
x300C	01 <u>10001011000000</u>	R1 ← M[R3]
x300D	00 <mark>00111111110110</mark>	Goto x3004
x300E	001000000000100	R0 ← M[x3013]
x300F	00 <u>01000000</u> 00010	R0 ← R0 + R2
x3010	11110000 <u>00100001</u>	Print R0 (TRAP x21)
x3011	11110000 <u>00100101</u>	HALT (TRAP x25)
X3012	Starting Address of File	
x3013	0000000000110000	ASCII x30 ('0')



Data Path Components

Global bus

- special set of wires that carry a 16-bit signal to many components
- · inputs to the bus are "tri-state devices,"
- that only place a signal on the bus when they are enabledonly one (16-bit) signal should be enabled at any time
- > control unit decides which signal "drives" the bus
 any number of components can read the bus
- register only captures bus data if it is write-enabled by the control unit

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display

Memory

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)

Data Path Components

ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus.
 ≻ used by condition code logic, register file, memory

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or displa

Register File

- Two read addresses (SR1, SR2), one write address (DR)
- · Input from bus
 - result of ALU operation or memory read
- Two 16-bit outputs
 - ➢ used by ALU, PC, memory address
 - \succ data for store instructions passes through ALU

5-37

Data Path Components

PC and PCMUX

• Three inputs to PC, controlled by PCMUX

Copyright © The McGraw-Hill Companies, Inc. Permission required for repro-

- 1. PC+1 FETCH stage
- 2. Address adder BR, JMP
- 3. bus TRAP (discussed later)

MAR and MARMUX

- Two inputs to MAR, controlled by MARMUX
 - 1. Address adder LD/ST, LDR/STR
 - 2. Zero-extended IR[7:0] -- TRAP (discussed later)

5-38

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Data Path Components

Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them (LD.CC) ≻ only certain instructions set the codes
 - (ADD, AND, NOT, LD, LDI, LDR, LEA)

Control Unit – Finite State Machine

- On each machine cycle, changes control signals for next phase of instruction processing
 - > who drives the bus? (GatePC, GateALU, ...)
 - ≻ which registers are write enabled? (LD.IR, LD.REG, ...)
 - ➤ which operation should ALU perform? (ALUK)
 - ≻....
- Logic includes decoder for opcode, etc.